Downloads - fpga-image-registration - The goal of this project is to design an image registration architecture and implement it on a FPGA.

1 - 4 of 4

Filename ▼	Summary + Labels ▼	Uploaded ▼	Size ▼	DownloadCount ▼
smooth_stage.png	Smooth stage diagram Featured	Jun 2008	47.9 KB	376
fetch_stage.pdf	Fetch Stage Diagram - This is the most complex of the "inner loop" stages (those that run for each pixel) as it has a complex control flow and interfaces with memory. Featured	May 2008	21.6 KB	521
fpga_image_registration_workflow_modules.pdf	Graphical overview of the proposed architecture Featured Documentation Proposal	Apr 2008	195 KB	1200
HIM_thesis_proposal.pdf	Project Proposal Featured Proposal Documentation	Apr 2008	178 KB	3677

1 - 4 of 4